

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/623,474	07/18/2003	Paolino Schillaci	856063.743	4573	
500	7590 07/31/2006		EXAM	EXAMINER	
SEED INTELLECTUAL PROPERTY LAW GROUP PLLC			THAI, T	THAI, TUAN V	
701 FIFTH A SUITE 6300	- · -		ART UNIT	PAPER NUMBER	
SEATTLE, V	WA 98104-7092	2186			
			DATE MAILED: 07/31/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

 		Application No.	Analicanta				
		Application No.	Applicant(s)				
Office Action Summer:		10/623,474	SCHILLACI ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Tuan V. Thai	2186				
 Period for	The MAILING DATE of this communication app Reply	ears on the cover sheet with the o	correspondence address				
WHICH - Extensi after SI - If NO p - Failure Any rep	RTENED STATUTORY PERIOD FOR REPLY ALEVER IS LONGER, FROM THE MAILING DA ons of time may be available under the provisions of 37 CFR 1.13 X (6) MONTHS from the mailing date of this communication. You will be selected above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, by received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile ATE OF THIS COMMUNICATION 46(a). In no event, however, may a reply be tile 46(a). ATE OF THIS COMMUNICATION 46(a). ATE OF THIS COMMUNICATION	N. mely filed in the mailing date of this communication. ED (35 U.S.C. § 133).				
Status							
1)⊠ F	Responsive to communication(s) filed on <u>03 M</u>	ay 2006.					
	This action is FINAL . 2b) ☐ This action is non-final.						
3) 🗌 S	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
С	losed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.				
Dispositio	n of Claims						
4)⊠ C	4)⊠ Claim(s) <u>1-13 and 17-20</u> is/are pending in the application.						
	4a) Of the above claim(s) <u>14-16</u> is/are withdrawn from consideration.						
	Claim(s) 17-20 is/are allowed.						
6)⊠ C	Claim(s) 1,2,7 and 11-13 is/are rejected.						
7)⊠ C	Claim(s) 3-6 and 8-10 is/are objected to.						
8) 🗌 C	claim(s) are subject to restriction and/or	election requirement.					
Application	n Papers						
	ne specification is objected to by the Examine	•					
	ne drawing(s) filed on <u>18 July 2003</u> is/are: a)[by the Examiner				
	pplicant may not request that any objection to the		•				
	eplacement drawing sheet(s) including the correcti						
	ne oath or declaration is objected to by the Ex						
Priority un	der 35 U.S.C. § 119						
	cknowledgment is made of a claim for foreign	priority under 35 H.S.C. & 119/a)-(d) or (f)				
	All b) Some * c) None of:	·) (a) 5. (i).				
	. Certified copies of the priority documents	s have been received.					
	Certified copies of the priority documents		ion No				
3	Copies of the certified copies of the prior						
	application from the International Bureau		Ç				
* Se	e the attached detailed Office action for a list of	of the certified copies not receive	ed.				
Attachment(s	•		•				
	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail D					
3) 🔲 Informa	tion Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) Notice of Informal F	Patent Application (PTO-152)				
Paper N	lo(s)/Mail Date	6) Other:					

Application/Control Number: 10/623,474 -Page 2-

Art Unit: 2186

Part III DETAILED ACTION

Response to Amendment

- 1. This office action is in response to Applicant's communication filed May 03, 2006. This amendment has been entered and carefully considered. Claims 1-13 and 17-20 remain pending in the application. Claims 14-16 have been canceled. Claims 17-20 are allowable.
- 2. Applicant's arguments filed May 03, 2006 with respect to claims 1, 2, 7 and 11-13 have been fully considered but they are not deemed to be persuasive.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-2, 7 and 11-13 are rejected under 35 U.S.C. § 102(b) as being anticipated by Shiau et al. (USPN: 6,119,226); hereinafter Shiau.

As per claim 1, Shiau discloses the invention as claimed including an automatic decoding method for mapping and selecting a nonvolatile memory device having a LPC serial communication interface, wherein the memory is equipped with a plurality of addressing pins and mounted on a motherboard together with other memories of the same type bidirectionally connected with a controller putting it into communication with a processor housed in turn on the motherboard (e.g. see abstract, column 2, lines 29 et seq. and figure 1) comprises a processor that compares the addressing pins of each memory with a portion of the addressing coding bits both to identify the addressing type to be used, topdown or bottom-up, and to determine which memory is polled by the controller for a given operation; for example, Shiau discloses the decoders for decoding address coding bits by inverting the high order address bits to identify whether the memory access request is in the first type or second type address protocol and to determine which memory array row in the first type is polled for certain operation (e.g. see column 5, lines 27 et seq., column 10, lines 1-12);

As per claim 2, wherein the comparison is performed in a LPC decoding block (e.g. see column 2, lines 22 et seq.; column 10, lines 7-12).

As per claim 7, Shiau discloses a non-volatile memory integrated device equipped with an interface with LPC serial protocol and a plurality of addressing pins in order to be mounted on a motherboard together with other memories of the same type bidirectionally connected with a controller putting it into communication with a processor housed in turn on the motherboard (e.g. see column 2, lines 29 et seq.; column 6, lines 25 et seq.) wherein the processor contains in the LPC interface a logic identification structure both of the memory and of the addressing type to be used, top-down or bottom-up (e.g. see column 2, lines 38 et seq.); and the logic structure contains a comparator to compare a portion of the addressing coding bits with the addressing pins; for example, Shiau discloses the decoders for decoding address coding bits by inverting the high order address bits to identify whether the memory access request is in the first type or second type address protocol and to determine which memory array row in the first type is polled for certain operation; Shiau clearly discloses the logic is located within the decoder to decode a memory access request for boot code to the appropriate location in the array (e.g. see column 2, lines 58-64; column 5, lines 27 et seq., column 10, lines 1-12);

As per claim 11, it encompasses the same scope of invention as to that of claims 1 and 7 except that it is drafted as method format rather than apparatus format, the claim is therefore

rejected for the same reasons as being set forth above. Noting that the further limitation of addressing particular locations within selected memory circuit with either top-down or bottom-up using second set of addressing pins is taught by Shiau; for example, Shiau discloses the decoders in his memory system decode a memory access request to select a row of the memory array, and the control has an output for outputting either a bottom-up or a top-down address protocol signal through particular set of pin of input pins wherein his integrated circuit memory having a plurality of address, and including a memory array having multiple memory circuits with plurality of rows and columns of memory cells. The inputs connect to a corresponding one of the address input pins, and wherein outputs connect to a corresponding row of the memory array. (e.g. see column 2, lines 29 et seq.; also see column 3, lines 44 et seq.).

As per claims 12 and 13, the further limitation of sending a reset pulse if the identification signals do not indicate a unique decoding scheme and there is not a direct match between the enabling signal and the bits residing on addressing pins of the memory circuit is taught by Shiau as addresses received from a processor implementing a T-type protocol will not be converted and therefore address protocol unit 136 output a logic 0 level

Application/Control Number: 10/623,474 -Page 6-

Art Unit: 2186

signal (e.g. see column 7, lines 46 et seq.);

Allowable subject matter

- 5. Claims 17 and 18 are allowed. Claims 19-20 are dependent of claim 18, they are also allowable. Claims 3 and 8 are objected to as being dependent upon a rejected base claims 1 and 7 respectively, but would be allowable if rewritten in independent form including all of the limitations of the base claim and intervening claims. Claims 4-6 and 9-10 are also allowable since they are dependent upon the indicated allowable claims 3 and 8.
- 6. As per remark, Applicant's counsel argued that the prior art of Shiau does not discuss selecting a memory from a plurality of memories as being claimed (amendment's page 7, third paragraph). First of all, it should be noted that Shiau clearly discloses that his integrated circuit memory includes plurality of memory blocks/cells of memory array wherein in memory cells/blocks can be selected based on different top-down or bottom-up selecting scheme (e.g. see column 2, lines 38 et seq., and abstract) wherein the memory blocks/cells is considered to be well equivalent to the "memory" as being contended by Applicant's counsel.
- 7. THIS ACTION IS MADE FINAL. Applicant is reminded of the

extension of time policy as set forth in 37 C.F.R. 1.136(a).

A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION. IN THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE MAILING DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 C.F.R. 1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY ACTION. IN NO EVENT WILL THE STATUTORY PERIOD FOR RESPONSE EXPIRE LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan V. Thai whose telephone number is (571)-272-4187. The examiner can normally be reached on from 6:30 A.M. to 4:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew M. Kim can be reached on (571)-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on

Application/Control Number: 10/623,474 -Page 8-

Art Unit: 2186

access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TVT/July 20, 2006

Tuan V. Thai

PRIMARY EXAMINER

Group 2100